We report on the development and characterization of the low-noise, low power, mixed analog-digital SIRIUS ASICs for both the LAD and WFM X-ray instruments of LOFT. The ASICs we developed are reading out large area silicon drift detectors (SDD). Stringent requirements in terms of noise (ENC of 17 e-to achieve an energy resolution on the LAD of 200 eV FWHM at 6 keV) and power consumption (650 μW per channel) were basis for the ASICs design. These SIRIUS ASICs are developed to match SDD detectors characteristics: 16 channels ASICs adapted for the LAD (970 microns pitch) and 64 channels for the WFM (145 microns pitch) will be fabricated. The ASICs were developed with the 180nm mixed technology of TSMC.
INTRODUCTION

Context of the development of the ASIC
LOFT was proposed to ESA as the Cosmic Vision M3 mission [10] , [14] , and not selected. LOFT was dedicated to the study of strong field gravity and the equation of state of dense matter. LOFT consisted of two instruments: a Wide Field Monitor (WFM) and a Large Area Detector (LAD) [11] . Both were based of X-ray sensitive large area Silicon Drift Detectors (SDD) [13] to be read out by a low noise, low power, analog-digital ASIC developed under IRAP responsibility. The design was partially under contracted to Dolphin Integration under CNES funding. Stringent requirements on the noise performance were dictated by the low-energy threshold of the WFM (50 eV) and the spectral resolution of the LAD (200 eV FWHM at 6 keV and at -30°C). To match the large effective area of the LAD (10 m 2 ), about 30000 16 channels flight ASICs were needed for LAD and 700 64 channels ASICs for the WFM. The instrument design is described in detail in reference [10] and [11] . In Figure 1 -1, the two instruments are shown.
Below we describe briefly the interfaces between the SIRIUS ASIC and SDD, discuss on the performance requirements, the SIRIUS 1 and SIRIUS 2 design, the test results of the first prototype, and the first test results of SIRIUS 2. We then conclude on possible improvements to further reduce the ENC. voltage will be ge). This refer ation will be p has four chann on purpose. Th ing the buffer mance require ments and the g ver single-ano 
SIRIUS DESIGN
Two ASICs have been developed and produced in 2 years, (see Table 2 -1) demonstrating: -State-of-the-art electrical performances in term of noise of the Analog Front End -High reactivity of both Dolphin Integration and IRAP to cope with the design, characterization and improvement of the analog and digital design -The control of the interface of high performance analog blocs and digital back end in term of functionality and interference Tests on the SIRIUS2 are in progress…. The total radiation dose expected on the LOFT orbit is low, so there is no need for a hardened technology. The ASIC was designed using the TSMC rules to reduce the SEU effects and to increase the LET (Figure 2-1) : guard ring around the various functions, ring of the opposite polarity around transistors when NMOS and PMOS transistors are close, increased distance of active zone from the pads when they are connected to a pad. 
Sirius 1 design
The first test chip focused only on analog performance validation. It has been shown that resistance based leaky integrator can meet the critical specifications for LOFT project only with very large resistors practically difficult to use. So, a reset circuit has been developed to restore the base line after each event and when the baseline drift is such that a threshold is reach. A capacitor is used to inject charges for calibration purpose. CPA characteristics are: minimum gain 60dB, max power consumption 250μW, feedback capacitor 75fF.
Channel design
Shaper
Pulse shaper is a single ended simple CR-RC 2 semi Gaussian filter. Inverting configuration allows for a simple common mode voltage buffer with low drive requirements. Offset is less than 5 mV per amplifier. The time constant is set by a switched network capacitors and selection logic. This allows maintaining the input impedance (at high frequency) identical regardless τ. ENC simulati for the first p μs.
Sirius 2
The second implementing the Front End DACs), calib changed: eve (Figure 3-1 It is not varying much according to the injected level. We repeated the same measures at various temperatures (see Figure 3-5) . The ENC is decreasing with the temperature to reach 16.5 e -below -30°C. 
Performances after Integration with a SDD detector Test setup and test board
The SDD with LAD pitch on one side and WFM pitch on the other (4" FBK detector) is mounted on a board developed by DPNC (University of Geneva). It is enclosed in a metallic box. On the picture (Figure 3-6) , four ASIC are visible on the bottom and two on the top. Their inputs are directly bonded to the detector anodes. 
Spectra from (buffered) shaper output
With a very simple setup a spectra is collected from one channel of the SIRIUS1 ASIC connected to an anode of the LAD side of the SDD. The shaped signal (2 μs peaking time) of ASIC #4/ Channel 1 was directly connected to a multichannel analyzer. :eV] 
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Figur dedic Both ENC due to thermal noise and ENC due to 1/f noise are proportional to C t . As C M is the larger capacitance in the expression of C t , a way to reduce the ENC due to the ASIC is to reduce the Miller capacitance by decreasing the value of the feedback capacitance. The results of the simulations are presented in Figure 4 -2.
Test equipm
Finally we checked the ENC of the ASIC in the actual configuration (Cf=75fF) compared with a lower value (Cf=28fF) in the operating temperature range and for various values of the peaking time (Figure 4-3) . The very low ENC that we obtain is at the limit of the silicon technology and so shall be considered with a great care. However a significant improvement is achieved. 
Consequences for LOFT
We have demonstrated that we can achieve the ENC requirement, which is critical for LOFT performances. Other important consequence for the design of the LOFT Front End Electronics is that the detector capacitance (350fF for LAD) has not a big effect on the ENC, neither the stray capacitance due to the bonding (70fF), nor ESD protection circuit placed at the input of the CPA (100 fF). The larger effect is due to the Miller capacitance.
Other possibilities for reducing the ENC have been considered (optimization of W and L, third order shaper, CR 2 -RC 2 shaper). Acting on the feedback capacitor looks the easier and efficient way to reduce the ASIC ENC but these other solutions can be considered, particularly the third order shaper, because it is filtering the 3 noise sources and so, is the only way to reduce the ENC due to the detector shot noise.
